module and2(Y, A, B);
        input A, B;
        output Y;
        reg Y;

        always @(A or B)
                Y = #1 A & B;
endmodule
